Project Description

Open-source interpreted Verilog simulator with a feature set and performance similar to Verilog-XL. Implements all IEEE 1364-1995 features along with some Verilog-2001 features. Full support for Verilog PLIs.

(This Description is auto-translated) Try to translate to Japanese Show Original Description

Download

Review
Your rating
Review this project